Oberon RTK
Basics
About Real-time Systems
Processes
Description
Two Processor Cores
Start-up
Text Output and Input
Runtime Errors
Inter-core Messages
Timers and Timing
Flash Memory
Traps
Device Modules
Change Notes
Modules
Naming
Alarms
Bootrom
Clocks
Config
Errors
Exceptions
GPIO
In
LED
LEDext
Main
MCU2
Memory
MemoryExt
MultiCore
Out
RuntimeErrors
RuntimeErrorsOut
SPIdata
SPIdev
StartUp
TextIO
Texts
Terminals
Timers
UARTdev
UARTstr
Kernel
Concepts
Kernel-v1
Kernel-v2
Examples
Set-up
BlinkPlus
BlinkPlusRtk
NoBusyWaiting
SignalSync
SemaphoreSync
Watchdog Prototype 1
Messaging
StackUsage
BootromAccess
CodeLoading
TaskEval
AlarmEval
AlarmTest
BlinkPlusAlarm
TrapHandlers
SPIrtc
StringBufOut
SPIrtc2
UARTint
PIOsquare
KernelPerf
DebugEval
ReadTerminal
Tools
Astrobe for Cortex-M0
abin2uf2
pio2o
About
Purpose
Licences
Repositories
This Site
Search
Clocks
Clock initialisation and gating.
Updated: 2024-01-15
Purpose
Initialise and connect clocks at start-up.
Clock-gating: enabling and disabling of specific clocks for power-savings.
Clock monitor function on pin 21.
See Also
Main.mod
Repository
Clocks.mod