Oberon RTK
Basics
About Real-time Systems
Processes
Description
Two Processor Cores
Start-up
Text Output and Input
Runtime Errors
Inter-core Messages
Timers and Timing
Flash Memory
Traps
Change Notes
Modules
Naming
Alarms
Bootrom
Clocks
Config
Errors
Exceptions
GPIO
In
LED
LEDext
Main
MCU2
Memory
MemoryExt
MultiCore
Out
RuntimeErrors
RuntimeErrorsOut
StartUp
Terminals
TextIO
Texts
Timers
UARTd
UARTstr
Kernel
Concepts
Kernel-v1
Kernel-v2
Examples
Set-up
BlinkPlus
BlinkPlusRtk
NoBusyWaiting
ReadTerminal
SignalSync
SemaphoreSync
Watchdog Prototype 1
Messaging
StackUsage
BootromAccess
CodeLoading
TaskEval
AlarmEval
AlarmTest
BlinkPlusAlarm
TrapHandlers
Tools
Astrobe for Cortex-M0
abin2uf2
About
Purpose
Licences
Repositories
This Site
Search
MemoryExt
Access to SRAM above heap and stacks.
Updated: 2024-04-04
Purpose
Access to the two 4k SRAM blocks 4 and 5.
Copy procedure code to execute from SRAM.
Pre-cache procedure code before executing.
See Also
Example programs
CodeLoading
TaskEval
AlarmEval
Repository
MemoryExt.mod